



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/501,522	07/16/2004	Naoshi Adachi	ABE-025	4666

7590 06/16/2005
Kubovcik & Kubovcik
The Farragut Building
Suite 710
900 17th Street NW
Washington, DC 20006

EXAMINER

ISAAC, STANETTA D

ART UNIT PAPER NUMBER

2812

DATE MAILED: 06/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

41

Office Action Summary	Application No.	Applicant(s)	
	10/501,522	ADACHI ET AL.	
	Examiner	Art Unit	
	Stanetta D. Isaac	2812	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 July 2004.
2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 16-26 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
5) ☐ Claim(s) _____ is/are allowed.
6) ☒ Claim(s) 16-26 is/are rejected.
7) ☐ Claim(s) _____ is/are objected to.
8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.


Application Papers

- 9) ☐ The specification is objected to by the Examiner.
10) ☒ The drawing(s) filed on 16 July 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) ☒ All b) ☐ Some * c) ☐ None of:
 1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.


LYNNE A. GURLEY
PRIMARY PATENT EXAMINER
TC 2800, AU 2812

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>7/16/04</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

This Office Action is in response to the application filed on 7/16/04. Currently, claims 16-26 are pending.

Priority

Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Information Disclosure Statement

The information disclosure statement (IDS) was submitted on 7/16/04. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Specification

The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

Art Unit: 2812

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 16-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Matsui et al.,
US Patent 6,060,344.

Matsui discloses the semiconductor device and method as claimed. See figures 1A-8, and corresponding text, where Matsui teaches, pertaining to claim 16, a bonded SOI substrate comprising: a SOI layer 1 in which a device is to be formed (figure 1G; col. 8, lines 28-33); and a supporting substrate wafer 6 for supporting said SOI layer (figure 1G; col. 8, lines 28-33), said SOI layer and said supporting substrate wafer having been bonded to each other 7 with an insulation layer 2 interposed therebetween, in which said insulation layer has a plurality of cavities defined by different heights (figure 1G; col. 8, lines 28-33).

Matsui teaches, pertaining to claim 17, said bonded SOI substrate comprising: a SOI layer 1 in which a device is to be formed (figure 1G; col. 8, lines 28-33); and a supporting substrate wafer 6 for supporting said SOI layer (figure 1G; col. 8, lines 28-33, said SOI layer and said supporting substrate wafer having been bonded to each other 7 with an insulation layer 2 interposed therebetween, in which said SOI layer has varied thickness over a plane thereof (figure 1G; col. 8, lines 28-33).

Matsui teaches, pertaining to claim 18, a manufacturing method of a bonded SOI substrate, comprising: a recessed portion forming step for forming a recessed portion 3/2/3 in a surface of an active layer wafer 1 and/or in a surface of a supporting substrate wafer 6 (figure 1A; col. 6, lines 54-64); a bonding step for bonding said active layer wafer and said supporting substrate wafer to each other 7 with said surface(s) having said recessed portion(s) formed therein serving as bonding surface(s) to thereby form a cavity (figure 1F; col. 8, lines 6-20); and

Art Unit: 2812

a thinning step for thinning said active layer wafer of said bonded wafers to thereby form a SOI layer, wherein in said recessed portion forming step, a plurality of recessed portions having varied depth is formed in said surface of said active layer wafer and/or in said surface of said supporting substrate wafer (figure 1G; col., 8, lines 21-28).

Matsui teaches, pertaining to claim 19, in which in said bonding step, an insulation film 2 has been formed on said bonding surface of said active layer wafer and/or on said bonding surface of said supporting substrate wafer (figure 1B; col. 6, lines 66-67; col. 7, lines 1-2).

Matsui teaches, pertaining to claim 20, in which said bonding step is carried out in a vacuum atmosphere or under a vacuum condition (col. 8, lines 13-21, **Note:** the Examiner takes the position that the bonding step is performed in at least one of a vacuum atmosphere or under a vacuum position, since Matsui teaches the use of conventional gases where dehydrating condensation reaction is performed).

Matsui teaches, pertaining to claim 21, in which said thinning step includes a step of grinding and polishing of said active layer wafer after having been bonded together (figure 1G; col.. 8, lines 21-28).

Claims 23-26 are rejected under 35 U.S.C. 102(b) as being anticipated by Hsu US Patent US Patent 6,114,197.

Hsu discloses the semiconductor device as claimed. See figures 1-6, and corresponding text, where Hsu teaches, pertaining to claim 23, a semiconductor device comprising a bonded SOI substrate 10 in which a SOI layer having varied thickness is formed over a plane thereof (figures 2-3; col. 2, lines 57-64; col. 3, lines 1-10; col. col. 4, lines 1-5), wherein a functional

Art Unit: 2812

block defined by a CMOS logic 18 is formed in the thinnest region of said SOI layer and a memory functional block and/or an analog block are formed in the other regions of said SOI layer (figure 6; col. 3, lines 50-60). In addition, Hsu teaches, pertaining to claim 24, in which a basic unit block of the CMOS logic is formed in the thinnest region of said SOI layer (figure 6; col. 3, lines 50-60). Also, Hsu teaches, pertaining to claim 25, in which a unit transistor is formed in the thinnest region of said SOI layer (figure 6; col. 3, lines 50-60). Finally, Hsu teaches, pertaining to claim 26, in which a channel of a unit transistor is formed in the thinnest region of said SOI layer (figure 6; col. 3, lines 50-60).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsui et al., US Patent 6,060,344 in view of Doyle US Patent 6,124,185.

Matsui discloses the semiconductor device and method substantially as claimed. See preceding rejection of claims 16-21 under 35 U.S.C. 102(b).

However, Matsui fails to show, pertaining to claim 22, further comprising a step for performing an ion implantation to a location in a specific depth in said active layer wafer, wherein said thinning step includes, in the course of a heat treatment following to said bonding

Art Unit: 2812

step, a step for separating a surface side of said active layer wafer from said ion-implanted region.

Doyle teaches, on figures 1-9, and corresponding text, a similar bonding technique for a SOI wafer where an ion implantation is performed within the first substrate (col. 4, lines 13-27).

It would have been obvious to one of ordinary skill in the art to incorporate, a step for performing an ion implantation to a location in a specific depth in said active layer wafer, wherein said thinning step includes, in the course of a heat treatment following to said bonding step, a step for separating a surface side of said active layer wafer from said ion-implanted region, in the method of Matsui, pertaining to claim 22, according to the teachings of Doyle, with the motivation that, by implanting hydrogen within a substrate a delaminating layer is formed to later create an SOI layer. Therefore, performing a separation step by ion implantation or by grinding the surface of an active layer wafer, would prove to be equivalent since the ultimate goal would be to form an SOI layer.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2812

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stanetta Isaac
Patent Examiner
June 10, 2005



LYNNE A. GURLEY
PRIMARY PATENT EXAMINER
TC 2800, AU 2812